

# Laboratory 5

(Due date: **002**: March 23<sup>rd</sup>, **003**: March 24<sup>th</sup>, **004**: March 25<sup>th</sup>)

## OBJECTIVES


- ✓ Describe Finite State Machines (FSMs) in VHDL.
- ✓ Implement a Digital System: Control Unit and Datapath Unit.

## VHDL CODING

- ✓ Refer to the [Tutorial: VHDL for FPGAs](#) for a list of examples.

## ITERATIVE DIVIDER IMPLEMENTATION (100/100)

- Given two unsigned numbers A and B, we want to design a circuit that produces the quotient Q and a remainder R.  $A = B \times Q + R$ . The algorithm that implements the traditional long-hand division is as follows:




### ALGORITHM

```

R = 0
for i = n-1 downto 0
    left shift R (input = ai)
    if R ≥ B
        qi = 1, R ← R-B
    else
        qi = 0
    end
end
end
    
```

- An iterative architecture is depicted in the figure for A with N=6 bits and B with 4 bits. The register R stores the remainder. At every clock cycle, we either: i) shift in the next bit of A, or ii) shift in the next bit of A and subtract B.
- Note that the counter requires: i) a synchronous input *sclr* that clears the count whenever it is asserted (and if *E* = 1), and ii) an output *zC* that is asserted when the count reaches 5. Each sequential component has *resetrn* and *clock* inputs.



- The circuit is an example of a Digital System: It includes a Control Circuit (FSM) and a Datapath Circuit. The Datapath Circuit is made out of combinational and sequential components. The circuit is also called a Special-Purpose Processor. In this case, the special purpose is the unsigned division.
  - ✓ Create a new ISE Project. Select the **XC7A100T-1CSG324 Artix-7 FPGA** device.
  - ✓ Write the VHDL code for the given circuit. Create a separate file for i) Counter, ii) Shift Register, iii) Register, iii) Subtractor, and iv) top file.
  - ✓ Write the VHDL testbench to test at least eight representative cases. You must generate a 100 MHz input clock for your simulations.
  - ✓ Perform Functional Simulation and Timing Simulation of your design. **Demonstrate this to your TA.**
  - ✓ I/O Assignment: Create the UCF file. Nexys-4: Use SW0 to SW10 for the inputs, CLK100MHZ for the input `clock`, CPU\_RESET push-button for `resetn`, a LED for 'done', six LEDs for `Q`, and the 7-segment display for `R`.
  - ✓ Generate and download the bitstream on the FPGA and test. **Demonstrate this to your TA.**
- Submit (as a .zip file) all the generated files: VHDL code files, VHDL testbench, and UCF file to Moodle (an assignment will be created). DO NOT submit the whole ISE Project.

TA signature: \_\_\_\_\_

Date: \_\_\_\_\_